Overlap and frontiers between behavioral and RTL synthesis
نویسندگان
چکیده
Scheduling, resource allocation and binding are traditionally classified as behavioral synthesis tasks. However, advanced RTL synthesis tools could execute the last two tasks. Hence, an overlap of functionality will be found in most new design environments. In this paper, we present a new design flow with flexible frontiers between behavioral and RTL synthesis tools. Our results show that it is worth to give the designer this extended degree of freedom, since the best solution is not always the result of a specific design flow.
منابع مشابه
Comparing RTL and Behavioral Design Methodologies in the Case of a 2M Transistors ATM Shaper
This paper describes the experience and the lessons learned during the design of an ATM traffic shaper circuit using behavioral synthesis. The experiment is based on the comparison of the results of two parallel design flows starting from the same specification. The first used a classical design method based on RTL synthesis. The second design flow is based on behavioral synthesis. The experime...
متن کاملAutomated Correctness Condition Generation for Formal Verification of Synthesized RTL Designs
High-level synthesis tools generate register-transfer level designs from algorithmic behavioral speciications. High-level synthesis process typically consists of dependency graph scheduling, functional unit allocation, register allocation, interconnect allocation and controller generation tasks. Widely used algorithms for these tasks retain the overall control ow structure of the behavioral spe...
متن کاملCycle-accurate RTL Modeling with Multi-Cycled and Pipelined Components
Despite extensive research efforts for a number of years, modeling of RTL designs has still not reached a satisfactory state. Behavioral RTL design models still lack cycle-accuracy when multi-cycle and/or pipelined components are used. With such components, cycle-accuracy is only reached at the end of the RTL design flow when a complex structural netlist is obtained. Observation, debugging and ...
متن کاملSpecification of Control Flow Properties for Verification of Synthesized VHDL Designs
Behavioral speciications in VHDL contain multiple communicating processes. Register level designs synthesized from these speciications contain a data path represented as a netlist and a controller consisting of multiple communicating synchronous nite state machines. These nite state machines together implement the control ow speciied in and implied by the behavioral speciication in VHDL. This p...
متن کاملNum Bktrk/ Cost/constraint Exec Example Btk ($) Time (s) Table 4. Hierarchical Behavioral Partition- Ing and Package Design
explores the design space by considering alternate implementations during high level synthesis. Also, thermal prooling of rtl designs is too time consuming and is not viable for large designs. For almost all the examples, MSS produces better results and executes much faster than the hierarchical rtl partitioning. For smaller designs, scheduling overhead can be reduced through approximate estima...
متن کامل